

CMOS BANDGAP CURRENT AND VOLTAGE GENERATOR**Field of the Invention**

The present invention relates to bandgap current and voltage generators. More particularly, it relates to bandgap current and voltage generators which have a reduced sensitivity to voltage offset errors and which can also operate at a low supply voltage.

**10 Background to the Invention**

Bandgap voltage reference circuits are well known in the art from the early 1970's as is evidenced by the IEEE publications of Robert Widlar (IEEE Journal of Solid State Circuits Vol. SC -6 No 1 February 1971) and A. Paul Brokaw (IEEE Journal of Solid State Circuits Vol. SC -9 No 6 December 1974).

These circuits implement configurations for the realization of a stabilized bandgap voltage. As discussed in David A. Johns and Ken Martin "Analog Integrated Circuit Design", John Wiley & Sons, 1997, these circuits and other modifications to same are based on the addition of two voltages having equal and opposite temperature coefficients. This is typically achieved by adding the voltage of a forward biased diode (or base emitter junction voltage) which is complementary to absolute temperature and therefore decreases with absolute temperature (a CTAT voltage) to a voltage which is proportional to absolute temperature and therefore increases with absolute temperature (a PTAT voltage). Typically, the PTAT voltage is formed by amplifying the voltage difference ( $\Delta V_{be}$ ) of two forward biased base-emitter junctions of bipolar transistors operating at different current densities.

Figure 1 shows a schematic of such a typical bandgap voltage reference on a CMOS process according to the prior art. It comprises an operational amplifier A, two resistors, r<sub>1</sub> and r<sub>2</sub>, two bipolar transistors Q1 and Q2, and three PMOS devices M<sub>1</sub>, M<sub>2</sub> and M<sub>3</sub> arranged as current mirrors. The output of the amplifier A is coupled to the drain of the diode connected PMOS MOSFET M<sub>1</sub> and also to the gates of MOSFETS M<sub>1</sub>, M<sub>2</sub> and M<sub>3</sub>. The sources of M<sub>1</sub>, M<sub>2</sub> and M<sub>3</sub> are coupled to the power supply, V<sub>dd</sub>. The drain of M<sub>2</sub> is coupled to the inverting input of the amplifier A. The drain of M<sub>3</sub> is coupled to the emitter of transistor Q1 via resistor r<sub>2</sub>. The inverting input of the amplifier A is coupled to the emitter of the second transistor Q2 via resistor r<sub>1</sub>. The emitter area of Q<sub>2</sub> is a scalar multiple (n<sub>2</sub>) the emitter area of Q<sub>1</sub>. The non-inverting input of the amplifier A is coupled to the emitter of transistor Q1. The bases and collectors of Q<sub>1</sub> and Q<sub>2</sub> are coupled to ground.

The CTAT voltage is the base-emitter voltage of a forward biased transistor, as mentioned previously. It will be appreciated by those skilled in the art that the temperature dependence of the base emitter voltage may be expressed as:

$$V_{be}(T) = V_{G0} \left( 1 - \frac{T}{T_0} \right) + V_{be0} \frac{T}{T_0} - \sigma \frac{kT}{q} \ln\left(\frac{T}{T_0}\right) + \frac{kT}{q} \ln\left(\frac{I_c}{I_{c0}}\right) \quad (1)$$

where V<sub>be</sub>(T) is the temperature dependence of the base-emitter voltage for the bipolar transistor at operating temperature,

V<sub>be0</sub> is the base-emitter voltage for the bipolar transistor at a reference temperature,

I<sub>c</sub> is the collector current at the operating temperature,

I<sub>c0</sub> is the collector current at the reference temperature,

k is the boltzmann constant,

q is the charge on the electron,

T is the operating temperature in Kelvin,

$V_{G0}$  is the bandgap voltage or base-emitter voltage at the reference temperature,

$T_0$  is the reference temperature, and

$\sigma$  is the saturation current temperature exponent.

5

The first two terms in this equation demonstrate the linear decrease of the base-emitter voltage as temperature is increasing. Thus, it can be seen that the base-emitter voltage is a CTAT voltage, as stated previously.

10 The two bipolar transistors, Q1 and Q2, of Figure 1 are used to generate the required PTAT voltage. As the emitter area of Q2 is  $n_2$  times the emitter area of Q1, and the current flowing into the emitter of Q1 is  $n_1$  times greater compared to the emitter current of Q2, Q1 operates at a higher current density than Q2. The ratio of the two emitter current densities is then  $n_1 \cdot n_2$ .

15 This relationship between the current densities of Q1 and Q2 enables the generation of the PTAT voltage as follows. In operation, the amplifier A forces respective currents  $I_p$ ,  $I_p$  and  $n_1 \cdot I_p$  from feedback mirrors M1, M2 and M3 as feedback currents, which ensures that the two amplifier inputs settle when they have substantially the same potential. As a result, a PTAT voltage, being the base-emitter voltage difference between Q1 and Q2, develops across the resistor  $r_1$  as a voltage drop of current  $I_p$ . The PTAT voltage can be expressed in the following equation:

$$\Delta V_{be} = \frac{kT}{q} \ln(n_1 \cdot n_2) \quad (2)$$

30 It will be understood therefore that both PTAT and CTAT voltages are provided at the inputs to the amplifier. This addition of the PTAT and CTAT voltages at the amplifier results in the generation of a reference voltage which is

substantially temperature independent for a specific combination of resistor ratios ( $r_2/r_1$ ) and current density.

There are several limitations on bandgap voltage reference sources as described above. The first limitation is 5 the process in which the reference source has to be implemented. For precision, a bipolar process is preferred. This is because bipolar transistors have a smaller offset when compared to MOS transistors. From a cost point of view, a CMOS process is preferred. However, when bipolar transistors are 10 implemented in CMOS technology, only parasitic bipolar transistors are available. Typically, a parasitic bipolar transistor may be a substrate bipolar transistor having only two terminals available, namely the base and emitter, with the third terminal, the collector, being connected to the 15 substrate. This results in severe design limitations.

A second source of error in CMOS bandgap reference sources is caused by amplifier and current mirror offsets, mainly due to the CMOS process variations in a CMOS transistor.

20 As the market trend is to move to a lower supply voltage, the minimum supply voltage of a device is an important factor. As a result, typically there is a trade-off between minimum supply voltage and errors in reference performance, expressed in what is commonly accepted "statistical standard deviation" 25 or "sigma".

Let us annotate the base-emitter voltage of the bipolar transistor operating at high current density (Q1 in Fig.1) as  $V_{be1}$ , since it usually has a unity emitter area. Let us also annotate the base-emitter voltage of the transistor operating 30 at low current density (Q2 in Fig.1)  $V_{ben}$ , as it usually has an emitter area  $n$  ( $n_2$  in Fig.1) times larger than Q1. If we assume that Q1 operates at a collector current of the order of  $\mu A$  and the collector current density ratio of Q1 to Q2 is 50

at room temperature, these values are about:  $V_{be1} = 700\text{mV}$ ,  $V_{ben} = 600\text{mV}$ , and the difference between them,  $\Delta V_{be} = 100\text{mV}$ . A typical bandgap voltage based on summation of a CTAT and PTAT voltage is about 1.2V. As a result, the PTAT voltage (which is the voltage drop across  $r_2$  in Fig.1) should be of the order of 500mV and the resistor ratio in Fig. 1,  $r_2/r_1$ , is 5. If the amplifier in Fig.1 has an offset voltage  $V_{off}$ , then the output voltage offset is

$$V_{out\_off} = V_{off} \left(1 + \frac{r_2}{r_1}\right) = V_{off} * 6 \quad (3)$$

10

As a result, each millivolt in offset voltage is reflected as 6mV into the reference voltage. It will be appreciated that this ratio of offset voltage to reference voltage is quite substantial. The circuit according to Fig.1 can operate at low supply voltage, as the common input voltage for the amplifier is  $V_{be1}$ .

Figure 2 shows another prior art circuit which aims to reduce the sensitivity of the reference voltage to the amplifier's offset. Figure 2 achieves this by increasing the voltage drop across resistor  $r_1$  by stacking base-emitter voltages as shown, so that the amplifier's offset voltage  $\Delta V_{be}$  is increased before amplification. An increase in the voltage drop decreases the ratio of the offset voltage to the input voltage of the amplifier, and thus decreases the sensitivity of the reference voltage to the amplifier offset voltage.

The difference between Figure 1 and Figure 2 is the inclusion of two additional bipolar transistors, Q3 and Q4, and two additional PMOS transistors, M4 and M5, so as to provide a stacked transistor configuration. The emitter of Q1 in Figure 2 is now coupled directly to the drain of PMOS M3. The base of Q1 is now connected to the emitter of a transistor Q3, having the same emitter area as Q1. A PMOS MOSFET M4 is

coupled to the emitter of transistor Q3 via resistor r2. The base of transistor Q2 is coupled to the emitter of a transistor Q4. The emitter of transistor Q4 is also coupled to the drain of a MOSFET M5. The bases of Q4 and Q3 are coupled to ground. The emitter areas of Q2 and Q4 are selected so as to be greater than the emitter areas of Q1 and Q3. This ensures that the emitter and collector current densities of Q1 and Q3 will be higher than the corresponding current densities of Q2 and Q4.

It will be appreciated that the addition of such a transistor stack results in the voltage drop over resistor r1 in the circuit of Figure 2 being larger than the voltage drop across r1 for the circuit of Figure 1. This voltage drop can be expressed as:

$$15 \quad \Delta V_{be} = \frac{kT}{q} \ln(n1.n2.n3.n4) \quad (4)$$

The voltage drop across r1 is twice  $\Delta V_{be}$  and in order to generate a PTAT voltage of  $5\Delta V_{be}$ , we need a gain of 2.5. Accordingly the output offset voltage is:

$$20 \quad V_{out\_off} = V_{off} \left(1 + \frac{r_2}{r_1}\right) = V_{off} * 3.5 \quad (5)$$

However, while the voltage reference source circuit of Figure 2 reduces the reference voltage sensitivity to the amplifier's voltage offset, this circuit needs a higher supply voltage when compared to the circuit of Figure 1, as the amplifier's input voltage is now  $2 V_{be1}$ . It will be appreciated, therefore, that this circuit has the disadvantage that it cannot be implemented where a low supply voltage is required or provided.

30 US patent No US 6,507,180, entitled " Bandgap Reference Circuit with Reduced Output Error", discloses a further

design, which focuses on a reduction in the sensitivity of the reference source to offset voltage. The invention discloses a bandgap reference circuit capable of reducing an error with respect to a designed reference voltage and a temperature 5 drift. This patent application is incorporated herein by reference. It comprises a first, second and a third serial circuit constituting a feedback control circuit in combination, as shown in Figure 2 of the patent specification. The feedback control circuit is designed so that it reduces 10 the influence of an offset voltage on the reference source and therefore the reference source voltage error. According to the results as disclosed in the patent specification, the invention results in a reduced output error component of 14.5mV and an error ratio of 1.23. This result compares 15 favorably with the error component of a conventional bandgap reference source, which is typically of the order of 22.5mV with an error ratio of 1.77.

Although this is an improvement, the influence of an offset voltage on the reference source is quite high. There is 20 therefore still a requirement to provide a reference source with reduced sensitivity to voltage offset and which can also operate at low supply voltages.

#### Summary of the Invention

25 Accordingly, the present invention provides a CMOS bandgap current and voltage generator with reduced sensitivity to voltage offset, which can operate at low supply voltages.

In a first embodiment, the present invention provides a reference source comprising:

30 a first bipolar transistor circuit having one or more bipolar transistors for operation at a high current density to provide an output  $V_{be1}$ ,

a second bipolar transistor circuit having one or more bipolar transistors for operation at a lower current

density than that of the first transistor block to provide an output  $V_{ben}$ ,

- 5            a first control circuit,
- a second control circuit,
- a current source, and
- a current sink,

wherein outputs of the first and second transistor circuits are fed to the first and second control circuits, the first control circuit being adapted to control the current provided  
10 by the current source and the second control circuit being adapted to control the current provided by the current sink, and outputs of the current source and current sink being combined to provide an output of the reference source.

15            The current source and current sink provide outputs equal to a scaled difference between the outputs of the first and second transistor circuits.

In one embodiment, the output of the current source may be defined by the equation:

$$N1V_{bel} - N2V_{ben}$$

20            where  $N1 > N2$ , and the output of the current sink is defined by the equation

$$N3V_{ben} - N4V_{bel}$$

where  $N3 > N4$ .

25            Suitably, the output of the reference source may be defined by the equation:

$$(N1+N4)V_{bel} - (N2+N3)V_{ben}$$

30            The first and second control circuits may be adapted to provide the output of the reference source as a predominant PTAT or CTAT output.

The output of the reference source may be provided as a current reference output.

Alternatively, the output of the reference source may be provided as a voltage reference output.

Each of the first and second control circuits may include at least one amplifier.

5 A first resistor may be coupled to a non-inverting input of an amplifier of the first control circuit and a second resistor may be coupled to an inverting input of an amplifier of the second control circuit, the ratio of the first and second resistors determining the dominance of PTAT to CTAT at  
10 the output of the reference source.

Suitably, the first bipolar transistor circuit includes a stacked arrangement of transistors; and the first control circuit includes an amplifier, the stacked arrangement of transistors being coupled to a non-inverting input of the  
15 amplifier via the first resistor, and the output of the amplifier being coupled to a current mirror to provide the current provided by the current source.

Suitably, the output of the amplifier of the first control circuit is coupled to a first pair of MOSFETs, the  
20 current provided at the first MOSFET of the pair by the amplifier being replicated to form an output of the second MOSFET of the pair, and the output of the second MOSFET being replicated across a current mirror, defined by a second pair of MOSFETs.

25 Suitably, the second bipolar transistor circuit is coupled to an non-inverting input of an amplifier component of the second control circuit, the output of the amplifier component controlling the gate of a MOSFET transistor to provide the current provided by the current sink.

30 In a particular embodiment, the first bipolar transistor circuit includes a stacked arrangement of transistors,

the first control circuit includes an amplifier, the stacked arrangement of transistors being coupled to the non-inverting input of the amplifier via the first resistor, and

the output of the amplifier being coupled to a current mirror to provide the current provided by the current source,

the second bipolar transistor circuit is coupled to an non-inverting input of an amplifier component of the second control circuit, the output of the amplifier component controlling the gate of a MOSFET transistor to provide the current provided by the current sink, and

the second bipolar transistor circuit is additionally coupled to the inverting input of the amplifier of the first control circuit.

Preferably, the circuit components are implemented in CMOS technology.

The present invention also provides a method of providing a reference source for a circuit requiring a reference source, the method comprising the following steps:

providing a first bipolar transistor circuit having one of more bipolar transistors for operation at a high current density to provide an output  $V_{be1}$ ,

providing a second bipolar transistor circuit having one of more bipolar transistors for operation at a lower current density than that of the first transistor block to provide an output  $V_{ben}$ ,

providing a first control circuit,

providing a second control circuit,

providing a current source, and

providing a current sink,

wherein outputs of the first and second transistor circuits are fed to the first and second control circuits, the first control circuit being adapted to control the current provided by the current source and the second control circuit being adapted to control the current provided by the current sink, outputs of the current source and current sink being combined to form an output of the reference source, and the

output of the reference source being provided to the circuit requiring the reference source.

These and other features of the present invention will be better understood with reference to the following drawings.

5

#### Brief Description of the Drawings

Figure 1 shows a schematic of a bandgap voltage reference source according to the prior art,

10 Figure 2 shows a schematic of a stacked bandgap voltage reference source according to the prior art,

Figure 3 shows a schematic of a reference source according to a first embodiment of the present invention,

15 Figure 4 shows an implementation of a reference source according to a second embodiment of the present invention,

Figure 5 shows a reference source according to a third embodiment of the present invention, and

Figure 6 shows in block form schematics of the circuitry according to the present invention.

20

#### Detailed Description of the Drawings

Figures 1 and 2 have been described in the background of the invention section with reference to the prior art.

25 The present invention will now be described with reference to the accompanying Figures 3 to 6.

Figure 3 shows a schematic of a first embodiment of a CMOS bandgap current and voltage generator according to the present invention. It comprises two operational amplifiers A1 and A2, two PMOS transistors M4 and M5, three NMOS transistors 30 M1, M2 and M3, three current sources, G1, G2 and G3, four bipolar transistors Q1 to Q4, and three resistors, r1, r2 and r3.

The amplifier A1 has a non-inverting node, "a", and an inverting node, "b". The output node of the amplifier A1 is

coupled to the common gate of NMOS transistors M1 and M2. M1 and M2 are provided in a current mirror configuration, and the drain of M2 is coupled to the drain of PMOS diode connected MOSFET M4. The drain of M1 is coupled in a feedback loop to  
5 the non-inverting input "a" of amplifier A1. The gates of M4 and M5 are coupled together. The sources of M4 and M5, and the current sources G1, G2 and G3 are coupled to Vdd. Current source G2 is also coupled to the emitter of transistor Q2. Current source G3 is coupled to the emitter of transistor Q3,  
10 while current source G1 is coupled to the emitter of transistor Q1. The emitter of Q3 is additionally coupled to the base of Q1. The inverting input "b" of amplifier A1 is coupled to the emitter of Q2. The non-inverting input "a" of amplifier A1 is coupled to the emitter of Q1 via resistor r1.  
15 Q1 and Q3 are unity emitter area, while the emitter area of Q2 has a value of n2 times said unity emitter area. The bases of Q2 and Q3 and the sources of M1 and M2 are coupled to ground. The emitter of transistor Q2 is coupled to the non-inverting terminal of amplifier A2. A resistor r2 is coupled between the  
20 inverting terminal of A2 and ground. The output of the amplifier A2 is coupled to the gate of a MOSFET M3. The source of M3 is coupled to the inverting input of amplifier A2. The drain of M3 is coupled to the drain of MOSFET M5. The output reference current of the reference source circuit is taken at  
25 the common drain of MOSFETs M5 and M3. A resistor r3 is coupled between the common drain of M5 and M3 and the emitter of a transistor Q4. The base of the transistor Q4 is coupled to ground. The collectors of all the transistors Q1 to Q4 are coupled to ground.

30 It will be appreciated that the three current sources, shown in Figure 3 as G1, G2 and G3, provide a biasing current to the circuit. These current sources may be provided by mirroring the current provided by the current mirror M4, M5 to appropriate device inputs, or alternatively may be provided

on-chip as provided by the embodiments of the present invention described here. It will further be appreciated that the biasing current may be produced by any of a number of suitable devices.

5 The operation of the circuit will be described in detail in the following sections.

The circuit of Figure 3 has two paths from the input of the amplifier A1 to the output. The first path is from node e1, (between the emitter of Q1 and resistor r1), through node 10 "a" at the non-inverting input of A1, onto current mirrors M1, M2, M4, M5, to the output. The second path is from node "b" at the inverting input of A1 to the output, via the feedback MOS transistor M3. If the current mirrors M1 to M5 are well matched then the current I7, which is forced into the output 15 node, is:

$$I_7 = I_{r1} = \frac{2V_{be1} - V_{ben}}{r1} \quad (6)$$

The current from the second path, I8, is pulled from the output node. This current is:

$$I_8 = I_{r2} = \frac{V_{ben}}{r2} \quad (7)$$

Then the output current is:

$$I_{out} = I_7 - I_8 = \frac{2V_{be1} - V_{ben}}{r1} - \frac{V_{ben}}{r2} \quad (8)$$

25 Depending on the ratio of the resistors to one another, the output current can be programmed to be dominant CTAT, dominant PTAT or purely PTAT. To provide a PTAT current at the output, r1 should be chosen to be equal to r2.

If a reference voltage is to be generated, it will be appreciated that it is necessary to provide a load at the output, across which the current may be converted to a corresponding voltage. In the embodiment of Figure 3, this is provided by a third resistor  $r_3$  and a transistor  $Q_4$ , such that  $V_{be1}$  is added to a voltage drop of  $I_{out}$  across the third resistor  $r_3$ . The voltage reference will be:

$$V_{ref} = 2\Delta V_{be} * \frac{r_3}{r_1} + V_{be1} \quad (9)$$

As  $\Delta V_{be}$  needs to be reflected outside by a gain of 5, it will be appreciated that the ratio of  $r_3/r_1$  has to be  $5/2 = 2.5$ .

The offsets of the two amplifiers in Figure 3 will, however, alter the precision of the reference source. Statistically, the two corresponding offsets will generate a compound offset. Assuming that the two amplifiers in Figure 3 have the same input offset voltage  $V_{off}$  and this is the same as "sigma" or  $\sigma$ , the statistical output compound offset can then be expressed as:

$$V_{off\_out} = \left( \sqrt{(V_{off})^2 + (V_{off})^2} \right) \frac{r_3}{r_1} = \sqrt{2} V_{off} \frac{r_3}{r_1} = 3.54 V_{off} \quad (10)$$

From an examination of the circuit of Figure 3 it will be understood that the circuit operates at a lower voltage when compared to the circuits of Figure 1 and Figure 2, while still maintaining substantially the same offset sensitivity as the circuit of Figure 2.

Figure 4 shows a second embodiment of the reference source circuit of the present invention. The circuit is similar to the circuit of Figure 3, with the addition of two further bipolar transistors,  $Q_5$  and  $Q_6$  and two further current sources,  $G_4$  and  $G_5$ . In the circuit of Figure 4, the base of  $Q_3$

is now connected to the emitter of a transistor Q5. A current source G4 is coupled to the emitter of transistor Q5. The inverting input "b" of amplifier A1 is now coupled to the emitter of a transistor Q6. The emitter of Q6 is also coupled to a current source G5. The base of the transistor Q6 is coupled to the emitter of transistor Q2. The base of Q5 and collector of Q6 are coupled to ground.

The circuit of Figure 4 has two unbalanced bipolar transistor stacks, one stack having three transistors of unity emitter area, Q1, Q3, and Q5, and the second stack two transistors of large emitter area, Q2 and Q6. The first path generates a current  $I_7$  of:

$$I_7 = I_{r1} = \frac{3V_{be1} - 2V_{ben}}{r1} \quad (11)$$

and the second a current of:

$$I_8 = I_{r2} = \frac{2V_{ben}}{r2} \quad (12)$$

If  $r1 = r3 = r2/2$  then the output voltage will be:

$$V_{ref} = 3\Delta V_{be} * \frac{r3}{r1} + V_{be1} \quad (13)$$

In order to generate at the output a PTAT voltage of  $5\Delta V_{be}$ , the gain factor  $(r3/r1)$  needs to be  $5/3$ . However, the gain factor for the second path is  $5/(2*3)$ . The offset sensitivity is now dominant for the first path, as the gain for the second path is 0.5 compared to the first path. The compound output voltage offset then becomes for the circuit of Figure 4:

$$V_{off\_out} = \left( \sqrt{\left(V_{off}\right)^2 + \left(\frac{1}{2}V_{off}\right)^2} \right) \frac{r3}{r1} = \sqrt{\frac{3}{2}} \frac{5}{3} V_{off} = 2.04 V_{off} \quad (14)$$

Therefore, it will be appreciated that the circuit of Figure 4 provides a current reference source where the sensitivity of the amplifiers A1 and A2 due to the input offset voltage is less than the amplifier's sensitivity in the 5 circuits of the prior art. As the input voltage to both amplifiers is lower, the amplifiers can operate with a lower supply voltage and therefore are capable of operation in lower headroom environments.

Figure 5 illustrates a third embodiment of reference 10 source of the present invention. The circuit of Figure 5 is similar to the circuit of Figure 4, with the addition of one further resistor,  $r_4$ , and transistor, Q7, and a current source G6. The emitter of Q6 is coupled in the circuit of Figure 5 to the base of a transistor Q7. The non-inverting input of 15 amplifier A2 is now coupled to the emitter of Q7. The current source G6 is coupled to the emitter of transistor Q7. The collector of Q7 is tied to ground. The resistor  $r_2$  is now coupled between the emitter of Q3 and the inverting input of 20 amplifier A2. Resistor  $r_4$  is coupled between resistor  $r_3$  and the source of M5.

The circuit of Fig.5 has two balanced bipolar transistor stacks, one stack having three transistors of unity emitter area, Q1, Q3 and Q5, and the second stack having three transistors of larger emitter area, Q2, Q6 and Q7. The current 25 into the first path is generated from the difference of three base-emitter voltages of the transistors operating at high current density to two base-emitter voltages for the transistors operating at low current density. The current into the second path is generated from the difference of three 30 base-emitter voltages of the transistors operating at low current density to two base-emitter voltages for the transistors operating at high current density. In this way,  $5\Delta V_{be}$  will be generated and the three resistors,  $r_1$ ,  $r_2$ ,  $r_3$ ,

have the same value. New resistor r4 ensures that the drain of M3 will be always more positive compared to its source.

The first path generates a current I7 of:

$$I_7 = I_{r1} = \frac{3V_{bel} - 2V_{ben}}{r1} \quad (15)$$

5 and the second path a current:

$$I_8 = I_{r2} = \frac{3V_{ben} - 2V_{bel}}{r2} \quad (16)$$

The output current is:

$$I_{out} = I_{r1} - I_{r2} = \frac{3V_{bel} - 2V_{ben}}{r1} - \frac{3V_{ben} - 2V_{bel}}{r2} = \frac{5\Delta V_{be}}{r1} \quad (17)$$

In this embodiment, the compound output offset voltage is:

$$10 V_{off\_out} = \left( \sqrt{(V_{off})^2 + (V_{off})^2} \right) \frac{r3}{r1} = \sqrt{2}V_{off} = 1.41V_{off} \quad (18)$$

Comparing Figure 5 to Figure 2, it will be appreciated that the sensitivity of the reference voltage to the offset of the amplifiers A1 and A2 for Figure 5 is again lower than that of Figure 2.

If the amplifiers A1 and A2 are chosen to have the same offset, the output offset as detected at the output node will be zero, and this, it will be appreciated, will be of great benefit to designers.

20 The matching of the offsets of the two amplifiers may be effected in a number of different manners. For example, at the trim stage, the offset may be matched by adjusting the offset of the first amplifier to that of the other. In an alternative embodiment, the two amplifiers may be swapped during operation 25 using for example multiplexers, by providing a signal and connecting the equivalent two inputs and outputs of each amplifier.

It will be understood that although the offset may be provided with a zero value at room temperature, it is

susceptible to drift with temperature. Therefore, although the offset may be cancelled at one temperature, it will change with temperature. However, by providing matched amplifiers, it will be appreciated that the drift will be compensated.

5 It will be appreciated by those skilled in the art that there may be a difference between the drain current of MOSFETs M1 and M2, as their drains have different voltages. As the current applied to M1 is replicated across to M2, due to the finite output resistance of M1 and M2, it may introduce  
10 mismatch into the output currents of M1 and M2 and a subsequent error in the output. This may detract from the overall advantage of the implementations of the present invention. In order to obviate the possibility of such mismatch affecting the output, modifications can be made to  
15 the circuits of Figures 3 to 5, as will be appreciated by those skilled in the art. This unwanted effect may be obviated by equalising the drain voltage of the two MOSFETs. This may be achieved in a number of different manners. For example, the addition of an external amplifier and an associated NMOS  
20 transistor may be used to equalise the drain voltages.

If used, this associated NMOS transistor would be located in the path between the drains of M2 and M4. The output of the external amplifier would then be connected to the gate of the NMOS transistor. The drain of M1 would be connected to the  
25 non-inverting input of the external amplifier, while the drain of M2 would be connected to the inverting input of the external amplifier. As such, the amplifier will operate to equalise the two drain currents. In a further example, the mismatch between the drain currents of M1 and M2 may be  
30 equalised by providing M1 and M2 with large areas and a long channel. It will be understood that the effect of any mismatch is particularly important for the examples of M1 and M2, but does not apply to all transistors located in the circuitry. For example, as M3 is located in a feedback loop, the

amplifier forces the two inputs to substantially the same voltage and corrects the amplifier's errors.

The present invention provides for a CMOS bandgap current and voltage generator that has a lower common input voltage than the corresponding input voltage of a bandgap reference source of the prior art.

An example of the type of improvement that may be achieved using the implementation of the present invention is set out below in Table 1, which summarises the performance of each of the circuits described herein. It will be understood that the Figures quoted therein are exemplary of the type of improvement that may be achieved and are not intended to limit the present invention to any one set of values.

Circuit	Amp. Input voltage at room temperature [V]	Inherent gain in $\Delta V_{be}$	Statistically compound output offset voltage
<b>Fig.1.</b> <b>Prior Art</b>	0.7	5	$6V_{off}$
<b>Fig.2 Prior Art</b>	1.4	2.5	$3.5V_{off}$
<b>Fig.3</b>	0.6	2.5	$3.54V_{off}$
<b>Fig.4</b>	1.2	1.67	$2.04V_{off}$
<b>Fig5</b>	1.8	1	$1.41V_{off}$

15

As can be seen from comparison of Figure 2 and the circuit of Figure 3 of the present invention, that although the circuits may have the same statistical compound output offset voltage, the circuit of Figure 3 is operating at lower supply voltage. Furthermore, the circuits of Figure 4 and 5

achieve a reduced statistical compound offset voltage, namely  $2.04V_{off}$  and  $1.41V_{off}$ , when compared to the prior art circuits.

Statistical simulations were performed for the circuits of Fig.1, Fig.2 and Fig.5. When all circuits were provided 5 with similar conditions, the circuit of Fig.1 displayed a "sigma" of 6.34mV; the circuit of Fig.2 a "sigma" of 4.92mV, and the circuit of Fig.5 a "sigma" of 2.29mV.

It will be understood that the circuits of Figures 3 to 5 may be expressed in simplified functional blocks. An example 10 of such a simplified circuit is shown in Figure 6.

A first bipolar transistor circuit having one or more bipolar transistors which are operating at a high current density is provided in a first transistor block 600. The output of this transistor block 600 is fed to a first control 15 circuit 610 and a second control circuit 620.

A second bipolar transistor circuit having one or more bipolar transistors which are operating at a lower current density than that of the first transistor block is provided in a second transistor block 650. The output of this transistor 20 block 650 is also fed to the first control circuit 610 and the second control circuit 620.

The first control circuit 610 is adapted to control the current applied by a current source 630. Similarly, the second control circuit 620 is adapted to control the current provided 25 by a current sink 640.

Each of the controlled outputs from the current source and current sink are coupled at an output node 660 to provide a combined output which is determined by the combination of the source and sink currents.

30 The output of the first transistor block provides a voltage output that is one or more multiples of the component bipolar transistor base emitter voltages  $V_{be1}$ . Similarly, the output of the second transistor block provides a voltage

output that is one or more multiples of the component bipolar transistor base emitter voltages  $V_{ben}$ .

Each of these voltages are then scaled by their respective control circuits by values N1, N2, N3, and N4. By 5 judicious choosing of these values, the output current can be provided in predominant PTAT, CTAT or combined PTAT/CTAT form. Desirably,  $N1 > N2$  and  $N3 > N4$ . The combination of the first control circuit and the current source provides a current of the form  $N1V_{bel} - N2V_{ben}$ . Similarly, the combination of the 10 second control circuit and the current sink provides a current of the form  $N3V_{ben} - N4V_{bel}$ . The output node combines these two currents to be of the form  $(N1+N4)V_{bel} - (N2+N3)V_{ben}$ .

Examples of the type of specific components for each of the blocks identified in Figure 6 can be readily equated to 15 the circuit components described previously in Figure 3 to 5, and for the sake of brevity will not be specifically recited here.

It will be appreciated that in addition to the reduced offset contribution, the voltage reference source of the 20 present invention also has the flexibility of enabling the output current to be set to any temperature coefficient, by simply scaling the ratio of resistor values by an appropriate amount.

Although the present invention has been described herein 25 with reference to preferred embodiments it is not intended that the invention be in any way limited except as may be deemed necessary in the light of the appended claims.

What is claimed is: